


Pentium II, III Branch Target Buffer


DABLATAR DELMIN







200

Athlon BTAC Integrated into Instruction Cache



Processor Pipeline Stages






Ω way 3 < Ω way 2 **626** 352, 454 way mux 606 A/B mux 608 മ ⋖ 624 Ω way 1 Time is a company of the property of the prope 4 B way 0 BTAC 4 622 602 virtual address tags 614 495 618 way 0 way 1 way 2 way 3 control logic 404 comparators 604 452 616 495


612

BTAC Entry


**√** 602



Speculative Branching Operation



Target Address Selection Example



<u>Detection and Correction of</u> Speculative Branch Misprediction

## FIG. 11

Previous Code Sequence:

0x00000010 JMP 0x00001234

Current Code Sequence:

0x00000010 ADD ;address 0x00000010 hits in BTAC generating a TA value of 0x00001234

0x00001234 SUB 0x00001236 INC

...

clock →	1	2	3	4	5	6	7
I-stage	ADD	X	Х	SUB	INC	Х	ADD
B-stage		ADD	Х	X	SUB	Х	X
U-stage			ADD	X	X	X	Х
V-stage				ADD	X	X	X
F-stage					ADD	X	X


Cycle 1 = BTAC and I-cache access cycle

Cycle 4 = speculative branch cycle

Cycle 5 = speculative branch error detection cycle


Cycle 6 = BTAC invalidate cycle


Cycle 7 = speculative branch error correction cycle




Hybrid Speculative Branch Direction Predictor

1200






Selective Override of BTAC Prediction Operation



BTAC A/B Replacement Apparatus








FIG. 18





BTAC A/B/C Replacement Apparatus